



GENERAL DESCRIPTION

HC273 is fabricated with high-speed silicon gate CMOS technology. It is an octal D-type flip-flop triggered at positive edge of clock (CK). It has a direct clear (\overline{CL}).

The data at the data (D) inputs meeting the setup time requirements can be transferred to the

Q outputs at the positive edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive pulse. When CK is at either the high or low level, the data at D cannot be transferred to Q.


FEATURES

- Contain 8 Flip-Flops with Single-Rail outputs
- Individual data input to each Flip-Flop
- Direct clear input
- Wide operating supply voltage range: 2-6V.
- Low input current: $< 1\mu A$.
- Low quiescent supply current: $80\mu A$ maximum.
- Output Drive at 5V: $\pm 4\text{-mA}$
- Typical propagation delay: 12ns


APPLICATION

- Pattern Generators
- Shift Registers
- Buffer/Storage Registers

LOGIC DIAGRAM (Positive Logic)



LOGIC DIAGRAM FOR EACH D FLIP-FLOP (Positive Logic)



FUNCTIONAL DESCRIPTION

Truth Table

INPUTS			OUTPUT
CL	CK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q ₀

H = High Level (steady state). L= Low Level (steady state)

X = Irrelevant (any input, including transitions)

↑ = Transition from low to high level.

ABSOLUTE MAXIMUM RATINGS

Parameter	Value	Unit
DC supply voltage (VDD)	- 0.5 ~ + 7.0	V
DC Current per output pin (I _{oL} or I _{oH})	±25	mA
DC Current VDD or GND (I _{cc})	±50	mA
Storage Temperature(T _{STG})	-65 ~ +150	°C
Lead Temperature (T _L)		°C

Note: 1. Absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed.

RECOMMENDED OPERATING CONDITONS

Symbol & Parameter		Min.	Normal	Max.	Unit
VDD	Supply voltage	2	5	6	V
V _{IH}	High-level Input Voltage	VDD=2.0V 1.5 VDD=4.5V 3.15 VDD=6.0V 4.2			V
V _{IL}	Low-level Input Voltage	VDD=2.0V VDD=4.5V VDD=6.0V		0.5 1.35 1.8	V
V _I	Input Voltage	0		VDD	V
V _O	Output Voltage	0		VDD	V
T _A	Operating Temperature	74HC -40 54HC -55		85 125	°C
t _r , t _f	Input Rise/Fall Times	VDD=2.0V VDD=4.5V VDD=6.0V		1000 500 400	ns

Note: 2. All unused inputs of the device must be held at VDD or GND to ensure proper device operation.

DC ELECTRICAL CHARACTERISTICS (unless otherwise specified)

PARAMETER	TEST CONDITIONS	VDD	TA = 25°C			54HC595		74HC595		UNIT	
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
VOH	VI = VIH or VIL	IOH = -20uA	2 V	1.9	1.998		1.9		1.9	V	
			4.5V	4.4	4.499		4.4		4.4		
			6 V	5.9	5.999		5.9		5.9		
		IOH = -4 mA	4.5V	3.98	4.3		3.7		3.84		
			6 V	5.48	5.8		5.2		5.34		
VOL	VI = VIH or VIL	IOL = 20uA	2 V		0.002	0.1		0.1		V	
			4.5V		0.001	0.1		0.1			0.1
			6 V		0.001	0.1		0.1			0.1
		IOL = 4 mA	4.5V		0.17	0.26		0.4			0.33
			6 V		0.15	0.26		0.4			0.33
Ii	VI = VDD or 0	6 V		±0.1	±100		±1000		±1000	nA	
Icc	VI = VDD or 0 Io = 0	6 V				8		160		80 uA	
CI		2V ~ 6V			3	10		10		10 pF	

TIMING REQUIREMENTS OVER RECOMMENDED OPERATING FREE-AIR TEMPERATURE RANGE (unless otherwise noted)

PARAMETER	VDD	TA = 25°C		54HC		74HC		UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock} Clock frequency	2 V		5		4		4	MHz
	4.5V		27		18		21	
	6 V		32		21		25	
t _w Pulse duration	CL low CK high or low	2 V	80		120		100	ns
		4.5V	16		24		20	
		6 V	14		20		17	
t _{su} Setup time before CK ↑	Data	2 V	100		150		125	ns
		4.5V	20		30		25	
		6 V	17		25		21	
	CL inactive	2 V	100		150		125	ns
		4.5V	20		30		25	
		6 V	17		25		21	
t _h Hold time, data after CK ↑		0		0		0		ns


AC ELECTRICAL CHARACTERISTICS (TA=25°C , tr = tf =6ns, CL=50 pF)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	VDD	TA = 25°C			54HC		74HC		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			2 V	5	11		4		4	MHz	
			4.5V	27	50		18		21		
			6 V	32	60		21		25		
t _{PHL}	CL	Any	2 V		55	160		240		200	ns
			4.5V		15	32		48		40	
			6 V		12	27		41		34	
t _{pd}	CK	Any	2 V		56	160		240		200	ns
			4.5V		15	32		48		40	
			6 V		13	27		41		34	
t _t	Any	Any	2 V		38	75		110		95	ns
			4.5V		8	15		22		19	
			6 V		6	13		19		16	

AC SWITCHING WAVEFORM


Waveform 1:

Voltage Waveform Pulse Duration




Waveform 2:

Setup and hold time Input rise and fall times




Waveform 3:

Propagation Delay And Output transition Times



PIN DESCRIPTION

PIN NO.	SYMBOL	DESCRIPTION
3, 4, 7, 8, 13, 14, 17, 18	1D-8D	Data Inputs
2, 5, 6, 9, 12, 15, 16, 19	1Q - 8Q	Outputs
10	GND	Ground (0V)
11	CK	Clock input (active at rising edge)
1	$\overline{\text{CL}}$	Master reset input (active at Low)
20	VDD	Positive power supply



Pin Configuration

PAD DIAGRAM

