## GENERAL DESCRIPTION

HC74 is fabricated with high speed silicon gate CMOS technology. It has the high noise immunity and low power consumption of standard CMOS integrated circuits.

The HC74 devices contain two independent D-type flip-flops triggered at the positive edge of Clock (CK). A low level at the preset (PRE) or clear ( $\overline{\mathrm{CLR}})$ inputs sets or resets the outputs, regardless of the levels of the other inputs. When $\overline{\text { PRE }}$ and $\overline{\mathrm{CLR}}$ are inactive (high), data at the data (D) input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock (CK) pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of CK. Following the hold-time
interval, data at the $D$ input can be changed without affecting the levels at the outputs.

The HC74 utilizes silicon gate CMOS technology to achieve operating speeds similar to the equivalent LS-TTL part. It possesses the high noise immunity and low power consumption of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads.

This flip-flop has independent data , preset, clear, clock inputs, $Q$ and $\bar{Q}$ outputs. The logic level present at the data input is transferred to the output during the positive-going transition of the clock pulse. Preset and clear are independent of the clock and accomplished by a low level at the appropriate input.

## FEATURES

- Output Drive at $5 \mathrm{~V}: \pm 4-\mathrm{mA}$
- Typical propagation delay: 15 ns
- Wide operating supply voltage range: 2-6V.
- Low input current: $<1 \mu \mathrm{~A}$.
- Low quiescent supply current: 40- $\mu \mathrm{A}$ maximum.
- Fanout of 10 LS-TTL Loads.


## LOGIC DIAGRAM



## FUNCTIONAL DESCRIPTION

1. Truth Table

| INPUTS |  |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| PRE | CLR | CLK | D | Q | $\overline{\text { Q }}$ |
| L | H | X | X | H | L |
| H | L | X | X | L | H |
| L | L | X | X | H* $^{*}$ | H* $^{*}$ |
| H | H | $\uparrow$ | H | H | L |
| H | H | $\uparrow$ | L | L | H |
| H | H | L | X | Q0 | $\overline{\text { Q0 }}$ |

$\mathrm{H}=$ High Level (steady state). L= Low Level (steady state)
$\mathrm{X}=$ Irrelevant (any input, including transitions)
$\uparrow=$ Transition from low to high level.
Note: $Q 0=$ the level of $Q$ before the indicated input conditions were established.
*: This configuration is non-stable; that is, it will not persist when preset and clear inputs return to their inactive(high) level.

## ABSOLUTE MAXIMUM RATINGS

| Parameter | Value | Unit |
| :--- | :---: | :---: |
| Supply voltage (VDD) | $-0.5 \sim+7.0$ | V |
| Input clamp current, lІк ( V1 < 0 or V1> VDD ) | $\pm 20$ | mA |
| Output clamp current, Iok ( V0 < 0 or V0> VDD ) | $\pm 20$ | mA |
| Continuous output current , Io (Vo = 0 to VDD ) | $\pm 25$ | mA |
| Continuous current through VDD or VSS | $\pm 50$ | mA |
| Storage temperature range, Tstg | $-65 \sim+150$ | ${ }^{\circ} \mathrm{C}$ |

Note: 1. Absolute maximum ratings are those values beyond which the safety of the device cannot be guaranteed.

## RECOMMENDED OPERATING CONDITIONS

| Parameter |  | Min. | Normal | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| DC Supply Voltage (VDD) |  | 2.0 | 5.0 | 6.0 | V |
| VIH High-level Input Voltage | $\begin{gathered} \hline \mathrm{VDD}=2.0 \mathrm{~V} \\ \mathrm{VDD}=4.5 \mathrm{~V} \\ \mathrm{VDD}=6.0 \mathrm{~V} \end{gathered}$ | $\begin{gathered} \hline 1.5 \\ 3.15 \\ 4.2 \end{gathered}$ |  |  | V |
| VIL Low-level Input Voltage | $\begin{aligned} & \mathrm{VDD}=2.0 \mathrm{~V} \\ & \mathrm{VDD}=4.5 \mathrm{~V} \\ & \mathrm{VDD}=6.0 \mathrm{~V} \end{aligned}$ | F |  | $\begin{gathered} \hline 0.5 \\ 1.35 \\ 1.8 \end{gathered}$ | V |
| VI Input Voltage |  | 0 |  | VDD | V |
| Vo Output Voltage |  | 0 |  | VDD | V |
| Operating Temperature(TA) | 74HC74 | -40 |  | +85 | ${ }^{\circ} \mathrm{C}$ |
|  | 54HC74 | -55 |  | +125 | ${ }^{\circ} \mathrm{C}$ |
| Input Rise/Fall Times ( tr , tf ) | $\begin{gathered} \mathrm{VDD}=2.0 \mathrm{~V} \\ \mathrm{VDD}=4.5 \mathrm{~V} \\ \mathrm{VDD}=6.0 \mathrm{~V} \end{gathered}$ |  |  | $\begin{gathered} 1000 \\ 500 \\ 400 \end{gathered}$ | ns |

Note: 2. All unused inputs of the device must be held at VDD or VSS to ensure proper device operation.

RCL Semiconductors Ltd.
HC74 DC ELECTRICAL CHARACTERISTICS
( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Parameter | Symbol | Unit | Typ. | Guaranteed Limit | VDD | Test C | Condition |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Minimum High Level Output Voltage | VoH | V | VDD-0.002 | VDD-0.1 | 2V | Iон $=-20 \mu \mathrm{~A}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IH}}$ or $\mathrm{V}_{\mathrm{IL}}$ |
|  |  |  | VDD-0.001 | VDD-0.1 | $4.5 \sim 6 \mathrm{~V}$ |  |  |
|  |  |  | 4.3 | 3.98 | 4.5 V | $\begin{aligned} & \mathrm{I} \text { он }=-4 \mathrm{~mA} \\ & (54 \mathrm{HC}) \\ & (74 \mathrm{HC}) \\ & \hline \end{aligned}$ |  |
|  |  |  |  | 3.7 |  |  |  |
|  |  |  |  | 3.84 |  |  |  |
|  |  |  | 5.8 | $\begin{gathered} \hline 5.48 \\ 5.2 \\ 5.34 \\ \hline \end{gathered}$ | 6 V | $\begin{aligned} & \text { Ioн }=-5.2 \mathrm{~mA} \\ & (54 \mathrm{HC}) \\ & (74 \mathrm{HC}) \\ & \text { Ioz }=20 \mu \mathrm{~A} \end{aligned}$ |  |
| Maximum Low Level Output Voltage | Vol | V | 0.002 | 0.1 | 2 V |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {IH }}$ or $\mathrm{V}_{\text {IL }}$ |
|  |  |  | 0.001 | 0.1 | $4.5 \sim 6 \mathrm{~V}$ |  |  |
|  |  |  | 0.17 | $\begin{gathered} 0.26 \\ 0.4 \\ 0.33 \\ \hline \end{gathered}$ | 4.5 V | $\begin{aligned} & \mathrm{IoL}=4 \mathrm{~mA} \\ & (54 \mathrm{HC}) \\ & (74 \mathrm{HC}) \end{aligned}$ |  |
|  |  |  | 0.15 | $\begin{gathered} 0.26 \\ 0.4 \\ 0.33 \\ \hline \end{gathered}$ | 6 V | $\begin{aligned} & \mathrm{IoL}=5.2 \mathrm{~mA} \\ & (54 \mathrm{HC}) \\ & (74 \mathrm{HC}) \end{aligned}$ |  |
| Maximum Input | II | nA | $\pm 0.1$ | $\pm 100$ | 6 V | (54/74HC) | $\mathrm{V} \mathrm{I}=\mathrm{VDD}$ or 0 |
| Current |  |  |  | $\pm 1000$ |  |  |  |
| Maximum Supply Current | Icc | $\mu \mathrm{A}$ | - | $\begin{gathered} \hline 2 \\ 40 \\ 20 \\ \hline \end{gathered}$ |  | $\mathrm{V}_{\mathrm{I}}=\mathrm{VDD}$ or 0 | Io $=0$ |
|  | Ci | pF | 3 | 10 | 2V~6V |  |  |
| Power Dissipation capacitance per FLIP-FLOP | Cpd | pF | 35 |  |  | No load |  |

## AC ELECTRICAL CHARACTERISTICS(timing requirements)

( $\mathrm{CL}=50 \mathrm{pF}, \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ )

| Parameter |  | Symbol | Unit | Guaranteed | 54HC | 74HC | VDD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock frequency |  | fclock | MHz | 6 | 4.2 | 5 | 2V |
|  |  |  |  | 31 | 21 | 25 | 4.5 V |
|  |  |  |  | 36 | 25 | 29 | 6 V |
| Pulse duration | $\overline{\text { PRE }}$ or $\overline{\mathrm{CLR}}$ low | tw | ns | 100 | 150 | 125 | 2 V |
|  |  |  |  | 20 | 30 | 25 | 4.5 V |
|  |  |  |  | 17 | 25 | 21 | 6 V |
|  | CK high or low |  |  | 80 | 120 | 100 | 2 V |
|  |  |  |  | 16 | 24 | 20 | 4.5 V |
|  |  |  |  | 14 | 20 | 17 | 6 V |
| Setup time before CK $\uparrow$ | Data | tsu | ns | 100 | 150 | 125 | 2 V |
|  |  |  |  | 20 | 30 | 25 | 4.5 V |
|  |  |  |  | 17 | 25 | 21 | 6 V |
|  | $\overline{\mathrm{PRE}}$ or $\overline{\mathrm{CLR}}$ inactive |  |  | 25 | 40 | 30 | 2 V |
|  |  |  |  | 5 | 8 | 6 | 4.5 V |
|  |  |  |  | 4 | 7 | 5 | 6 V |
| Hold time, data after CK $\uparrow$ |  | th | ns | 0 | 0 | 0 | 2~6V |

RCL Semiconductors Ltd.
AC ELECTRICAL CHARACTERISTICS

| Parameter | Symbol | Typ. | Unit | Guaranteed Limit | 54HC | 74HC | VDD | From | To |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum Clock Frequency | fmax | $\begin{aligned} & \hline 10 \\ & 50 \\ & 60 \\ & \hline \end{aligned}$ | MHz | $\begin{gathered} \hline 6 \\ 31 \\ 36 \\ \hline \end{gathered}$ | $\begin{aligned} & 4.2 \\ & 21 \\ & 25 \\ & \hline \end{aligned}$ | $\begin{gathered} \hline 5 \\ 25 \\ 29 \\ \hline \end{gathered}$ | $\begin{array}{\|l\|} \hline 2 \mathrm{~V} \\ 4.5 \mathrm{~V} \\ 6 \mathrm{~V} \\ \hline \end{array}$ |  |  |
|  | tpd | $\begin{aligned} & \hline 70 \\ & 20 \\ & 15 \\ & \hline \end{aligned}$ | ns | $\begin{gathered} \hline 230 \\ 46 \\ 39 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 345 \\ 69 \\ 59 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 290 \\ 58 \\ 49 \\ \hline \end{gathered}$ | $\begin{array}{\|l\|} \hline 2 \mathrm{~V} \\ 4.5 \mathrm{~V} \\ 6 \mathrm{~V} \\ \hline \end{array}$ | PRE or CLR | $\mathrm{Q} \text { or } \overline{\mathrm{Q}}$ |
|  |  | $\begin{aligned} & \hline 70 \\ & 20 \\ & 15 \\ & \hline \end{aligned}$ |  | $\begin{gathered} \hline 175 \\ 35 \\ 30 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 250 \\ 50 \\ 42 \\ \hline \end{gathered}$ | $\begin{gathered} \hline 220 \\ 44 \\ 37 \\ \hline \end{gathered}$ | $\begin{array}{\|l\|} \hline 2 \mathrm{~V} \\ 4.5 \mathrm{~V} \\ 6 \mathrm{~V} \\ \hline \end{array}$ | CK | Q or $\overline{\mathrm{Q}}$ |
| transmit time | $\mathrm{t}_{\mathrm{t}}$ | $\begin{gathered} 28 \\ 8 \\ 6 \end{gathered}$ | ns | $\begin{aligned} & 75 \\ & 15 \\ & 13 \end{aligned}$ | $\begin{gathered} 110 \\ 22 \\ 19 \end{gathered}$ | $\begin{aligned} & 95 \\ & 19 \\ & 16 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2 \mathrm{~V} \\ & 4.5 \mathrm{~V} \\ & 6 \mathrm{~V} \end{aligned}$ |  | $\mathrm{Q} \text { or } \overline{\mathrm{Q}}$ |

Note: 3. $\mathrm{C}_{\mathrm{PD}}$ determines the no load dynamic power consumption, $\mathrm{P}_{\mathrm{D}}=\mathrm{C}_{\mathrm{PD}} \operatorname{VDD}^{2} \mathrm{f}+\mathrm{Icc} \mathrm{VDD}$, and the no load dynamic current consumption, $\mathrm{Is}=\mathrm{CPD}^{\mathrm{VDD}}{ }^{\mathrm{f}}+$ Icc.

AC SWITCHING WAVEFORM AND AC TEST CIRCUIT

## VOLTAGE WAVEFORMS <br> PROPAGATION DELAY <br> AND OUTPUT

TRANSITION TIMES

NPUT RISE AND FALL TIMES


Notes: a. CL includes probe and test-fixture capacitance.
b. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics : $\mathrm{PRR} \leqslant 1 \mathrm{MHz}, \mathrm{Zo}=50 \Omega$, $\mathrm{tr}=\mathrm{tf}=6 \mathrm{~ns}$.
c. The outputs are measured one at a time with one input transition per measurement. tple and tphl are the same as tpd.

## PIN DESCRIPTION

| PIN NO. | SYMBOL | DESCRIPTION |
| :--- | :--- | :--- |
| 2,12 | $1 \mathrm{D}, 2 \mathrm{D} \overline{\mathrm{Q}}, \overline{\mathrm{Q}}, 2 \mathrm{Q}$ | Data Inputs |
| $5,6,8,9$ | $1 \mathrm{Q}, 1 \mathrm{Q}$, | Outputs |
| 7 | VSS | Ground $(0 \mathrm{~V})$ |
| 3,11 | $1 \mathrm{CK}, 2 \mathrm{CK}$ | Clock input |
| 1,13 | $1 \overline{\mathrm{CLR}}, 2 \overline{\mathrm{CLR}}$ | Clear |
| 4,10 | $1 \overline{\mathrm{PRE}}, 2 \overline{\mathrm{PRE}}$ | PRESET |
| 14 | VDD | Positive power supply |



Pin Configuration


Logic Symbol

## PAD DIAGRAM



The Coordinate of Each Pad
$1 \mathrm{D} \quad(-425.5,450.3) \quad 2 \mathrm{Q}(106.5,355.9)$
1CK (-284.1, -445.9) $\quad \overline{2 \operatorname{PRE}}(-142.9,355.9)$
$1 \overline{\mathrm{PRE}}(-142.9,-445.9) \quad$ 2CK $(-284.1,355.9)$
1Q (106.9, -445.9) 2D (-425.5, 360.3)
$1 \overline{\mathrm{Q}} \quad(351.4,-298.4) \quad \overline{2 \mathrm{CLR}}(-425.7,114.3)$
$\operatorname{VSS}(351.4,-45.0) \quad \operatorname{VDD}(-423.5,-46.1)$
$\overline{2 Q} \quad(351.4,208.4) \quad 1 \overline{C L R}(-425.5,-204.3)$

Note: Substrate should be connected to VDD or left it open.

