VS1225

VOSSEL

64k Nonvolatile SRAM

FEATURES

- 10 years minimum data retention in the absence of external power
- Data is automatically protected during power loss
- Directly replaces 8k x 8 volatile static RAM or EEPROM
- Unlimited write cycles
- Low-power CMOS
- JEDEC standard 28-pin DIP package
- Read and write access times as fast as 70 ns
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- Full ±10% V_{CC} operating range (VS1225AD)
- Optional ±5% V_{CC} operating range (VS1225AB)
- Optional industrial temperature range of -40°C to +85°C

PIN ASSIGNMENT

NC	1	28	VCC
A12	1 2	27	WE
A7	3	26	NC
A6	4	25	A8
A5	5	24	A9
A4	6	23	A11
A3	07	22	OE
A2	8	21	A10
A1	9	20	CE
AO	10	19	DQ7
DQO	011	18	DQ6
DQ1	12	17	DQ5
DQ2	13	16	DQ4
GND	14	15	DQ3

²⁸⁻Pin ENCAPSULATED PACKAGE 720-mil EXTENDED

PIN DESCRIPTION

A0-A12 DQ0-DQ7	- Address Inputs - Data In/Data Out
\overline{CE}	- Chip Enable
WE	- Write Enable
\overline{OE}	- Output Enable
V _{CC}	- Power (+5V)
GND	- Ground
NC	- No Connect

DESCRIPTION

The VS1225AB and VS1225AD are 65,536-bit, fully static, nonvolatile SRAMs organized as 8192 words by 8 bits. Each NV SRAM has a self-contained lithium energy source and control circuitry which constantly monitors V_{CC} for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent data corruption. The NV SRAMs can be used in place of existing 8k x 8 SRAMs directly conforming to the popular bytewide 28-pin DIP standard. The devices also match the pinout of the 2764 EPROM and the 2864 EEPROM, allowing direct substitution while enhancing performance. There is no limit on the number of write cycles that can be executed and no additional support circuitry is required for microprocessor interfacing.

READ MODE

The VS1225AB and VS1225AD execute a read cycle whenever \overline{WE} (Write Enable) is inactive (high) and \overline{CE} (Chip Enable) and \overline{OE} (Output Enable) are active (low). The unique address specified by the 13 address inputs (A0 -A12) defines which of the 8192 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within t_{ACC} (Access Time) after the last address input signal is stable, providing that \overline{CE} and \overline{OE} access times are also satisfied. If \overline{CE} and \overline{OE} access times are not satisfied, then data access must be measured from the later-occurring signal and the limiting parameter is either t_{CO} for \overline{CE} or t_{OE} for \overline{OE} rather than address access.

WRITE MODE

The VS1225AB and VS1225AD execute a write cycle whenever the \overline{WE} and \overline{CE} signals are active (low) after address inputs are stable. The later-occurring falling edge of \overline{CE} or \overline{WE} will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of \overline{CE} or \overline{WE} . All address inputs must be kept valid throughout the write cycle. \overline{WE} must return to the high state for a minimum recovery time (t_{WR}) before another cycle can be initiated. The \overline{OE} control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output drivers are enabled (\overline{CE} and \overline{OE} active) then \overline{WE} will disable the outputs in t_{ODW} from its falling edge.

DATA RETENTION MODE

The VS1225AB provides full functional capability for V_{CC} greater than 4.75 volts and write protects by 4.5 volts. The VS1225AD provides full-functional capability for V_{CC} greater than 4.5 volts and write protects by 4.25 volts. Data is maintained in the absence of V_{CC} without any additional support circuitry. The nonvolatile static RAMs constantly monitor V_{CC} . Should the supply voltage decay, the NV SRAMs automatically write protect themselves, all inputs become "don't care," and all outputs become high-impedance. As V_{CC} falls below

VS1225

RAM to retain data. During power-up, when V_{CC} rises above approximately 3.0 volts, the power switching circuit connects external V_{CC} to RAM and disconnects the lithium energy source. Normal RAM operation can resume after V_{CC} exceeds 4.75 volts for the VS1225AB and 4.5 volts for the VS1225AD.

FRESHNESS SEAL

Each VS1225 is shipped with the lithium energy source disconnected, guaranteeing full energy capacity. When V_{CC} is first applied at a level of greater than V_{TP} , the lithium energy source is enabled for battery backup operation.

ABSOLUTE MAXIMUM RATINGS*

Voltage on Any Pin Relative to Ground	-0.3V to +7.0V					
Operating Temperature	0° C to 70° C; -40°C	C to $+85^{\circ}C$	for IN	ID parts		
Storage Temperature	-40° C to $+70^{\circ}$ C;	-40°C	to	+85°C	for	IND
Soldering Temperature	260°C for 10 secon	ıds				

* This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS (T_A: See Note 10)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
VS1225AB Power Supply Voltage	Vcc	4.75	5.0	5.25	V	
VS1225AD Power Supply Voltage	Vcc	4.50	5.0	5.5	V	
Logic 1	VIH	2.2		Vcc	V	
Logic 0	VIL	0.0		+0.8	V	

3

(T_A: See Note 10)

(V_{CC}=5V \pm 5% for VS1225AB)

DC ELECTRICAL CHARACTERISTICS (V_{CC} =5V ± 10% for VS1225AD)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	IIL	-1.0		+1.0	μΑ	
$\frac{I/O}{CE} > V_{IH} < V_{CC}$	I_{IO}	-1.0		+1.0	μA	
Output Current @ 2.4V	IOH	-1.0			mA	
Output Current @ 0.4V	IOL	2.0			mA	
Standby Current CE =2.2V	I _{CCS1}		5.0	10.0	mA	
Standby Current $\overline{CE} = V_{CC} - 0.5V$	I _{CCS2}		3,0	5.0	mA	
Operating Current (Commercial)	I _{CC01}			75	mA	
Operating Current (Industrial)	I_{CC01}			85	mA	
Write Protection Voltage (DS1225AB)	V _{TP}	4.50	4.62	4.75	V	
Write Protection Voltage (DS1225AD)	V _{TP}	4.25	4.37	4.5	V	

CAPACITANCE

(T_A =25°C)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	CIN		5	10	pF	
Input/Output Capacitance	CI/O		5	10	pF	

(T_A: See Note 10)

(V_{CC} =5V ± 5% for VS1225AB)


AC ELECTRICAL CHARACTERISTICS (V $_{\rm CC}$ =5V \pm 10% for VS1225AD)

PARAMETER	SYMBOL	VS12	225A-75	VS12	25A-85	UNITS	NOTES
	513000	MIN	MAX	MIN	MAX		
Read Cycle Time	t _{RC}	70	2	85		ns	
Access Time	Lace		70		85	ns	
OE to Output Valid	toE		35		45	ns	
CE to Output Valid	tco		70		85	ns	
OE or CE to Output Active	ECOE	5		5		ns	5
Output High Z from Deselection	top		25		30	ns	5
Output Hold from Address Change	ton	5		5		ns	
Write Cycle Time	Iwe	70		85		ns	
Write Pulse Width	Lwp	55		65		ns	3
Address Setup Time	LAW	0		0		ns	
Write Recovery Time	twR1 twR2	0 10		0 10		ns ns	12 13
Output High Z from WE	topw		25		30	ns	5
Output Active from WE	LOEM	5		5		ns	5
Data Setup Time	tps	30		35		ns	4
Data Hold Time	I _{DH1} t _{DH2}	0 10		0 10		ns ns	12 13

AC ELECTRICAL CHARACTERISTICS (cont'd)


PARAMETER	SYMBOL	VS1225-150		VS1225-200		UNITS	NOTES
CARAPIE/LEAN	STSIDOL	MIN	MAX	MIN	MAX	Carls	3011.5
Read Cycle Time	tRC	150		200		ns	
Access Time	tACC		150		200	ns	
OE to Output Valid	toE		70		100	ns	
CE to Output Valid	tco		150		200	ns	
OE or CE to Output Active	t _{COE}	5		5	2	ns	5
Output High Z from Deselection	top		35		35	ns	5
Output Hold from Address Change	ton	5		5		ns	
Write Cycle Time	Iwe	150		200		ns	
Write Pulse Width	t _{WP}	100		100		ns	3
Address Setup Time	t _{AW}	0		0		ns	
Write Recovery Time	twR1 twR2	0 10		0 10		ns ns	12 13
Output High Z from WE	topw		35		35	ns	5
Output Active from WE	toew	5		5		ns	5
Data Setup Time	t _{DS}	60		80		ns	- 4
Data Hold Time	IDH1 IDH2	0 10		0 10		ns ns	12 13

READ CYCLE




SEE NOTE 1

WRITE CYCLE 1




SEE NOTES 2, 3, 4, 6, 7, 8 AND 12

WRITE CYCLE 2



SEE NOTES 2, 3, 4, 6, 7, 8 AND 13

POWER-DOWN/POWER-UP CONDITION



SEE NOTE 11

POWER-DOWN/POWER-UP TIMING

(T_A: See Note 10)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
V_{CC} Fail Detect to \overline{CE} and \overline{WE} Inactive	tpd			1.5	μs	11
V_{CC} slew from V_{TP} to $0V$	$t_{\rm F}$	300			μs	
V_{CC} slew from 0V to V_{TP}	t _R	300			μs	
V_{CC} Valid to \overline{CE} and \overline{WE} Inactive	t _{PU}			2	ms	
V _{CC} Valid to End of Write Protection	$t_{\rm REC}$			125	ms	

 $(T_A = 25^{\circ}C)$

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Expected Data Retention Time	tDR	10			years	9

WARNING:

Under no circumstance are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

NOTES:

- 1. \overline{WE} is high for a read cycle.
- 2. $\overline{OE} = V_{IH}$ or V_{IL} . If $\overline{OE} = V_{IH}$ during write cycle, the output buffers remain in a high-impedance state.
- 3. t_{WP} is specified as the logical AND of \overline{CE} and \overline{WE} . t_{WP} is measured from the latter of

 \overline{CE} or \overline{WE} going low to the earlier of \overline{CE} or \overline{WE} going high.


- 4. t_{DS} are measured from the earlier of \overline{CE} or \overline{WE} going high.
- 5. These parameters are sampled with a 5 pF load and are not 100% tested.
- 6. If the *CE* low transition occurs simultaneously with or later than the *WE* low transition, the output buffers remain in a high-impedance state during this period.
- 7. If the *CE* high transition occurs prior to or simultaneously with the *WE* high transition, the output buffers remain in a high-impedance state during this period.
- 8. If \overline{WE} is low or the \overline{WE} low transition occurs prior to or simultaneously with the *CE* low transition, the output buffers remain in a high-impedance state during this period.
- 9. Each VS1225AB and each VS1225AD has a built-in switch that disconnects the lithium source until V_{CC} is first applied by the user. The expected t_{DR} is defined as accumulative time in the absence of V_{CC} starting from the time power is first applied by the user.
- 10. All AC and DC electrical characteristics are valid over the full operating temperature range. For commercial products, this range is 0°C to 70°C. For industrial products (IND), this range is -40°C to +85°C.
- 11. In a power down condition the voltage on any pin may not exceed the voltage on V_{CC} .
- 12. t_{WR1} , t_{DH1} are measured from *WE* going high.
- 13. t_{WR2} , t_{DH2} are measured from *CE* going high.
- 14. VS1225 modules are recognized by Underwriters Laboratory (U.L._) under file E99151.

DC TEST CONDITIONS

Outputs Open Cycle = 200ns for Operating Current All Voltages Are Referenced to Ground

AC TEST CONDITIONS

Output Load: 100 pF + 1TTL Gate Input Pulse Levels: 0 - 3.0V Timing Measurement Reference Levels Input: 1.5V Output: 1.5V Input Pulse Rise and Fall Times: 5n VS1225AB/AD NONVOLATILE SRAM, 28-PIN, 720-MIL EXTENDED MODULE



PKG	28-	PIN
DIM	MIN	MAX
A IN.	1.520	1.540
MM	38.61	39.12
B IN.	0.695	0.720
MM	17.65	18.29
C IN.	0.395	0.415
MM	10.03	10.54
D IN.	0.100	0.130
MM	2.54	3.30
E IN.	0.017	0.030
MM	0.43	0.76
F IN.	0.120	0.160
MM	3.05	4.06
G IN.	0.090	0.110
MM	2.29	2.79
H IN	0.590	0.630
MM	14.99	16.00
J IN.	0.008	0.012
MM	0.20	0.30
K IN.	0.015	0.021
MM	0.38	0.53

