# **V<sup>+</sup>OSSEL**

## VS1243

64K NV SRAM with Phantom Clock

## FEATURES

- Real time clock keeps track of hundreds of seconds, seconds, minutes, hours, days, date of the month, months, and years
- 8K x 8 NV SRAM directly replaces volatile static RAM or EEPROM
- Embedded lithium energy cell maintains calendar operation and retains RAM data
- Watch function is transparent to RAM operation
- Month and year determine the number of days in each month; valid up to 2100
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- Standard 28-pin JEDEC pinout
- Full ±10% operating range
- Operating temperature range 0°C to 70°C
- Accuracy is better than ±1 minute/month @ 25°C
- Over 10 years of data retention in the absence of power
- Available in 120, 150 and 200 ns access time

## **ORDERING INFORMATION**





## 

RST	1	28	Vcc
A12	2	27	WE
A7	3	26	NC
A6	14	25	A/S
A5	5	24 🛙	A9
A4	6	23	A11
A3	7 8	22	OE
A2	8	21	A10
A1	9	20	CE
A0	10	19	DQ7
DQ0	11	18	DQ6
DQ1	12	17	DQ5
DQ2	13	16 🗖	DQ4
GND	14	15	DQ3

28-Pin Encapsulated Package 720-Mil Extended

## **PIN DESCRIPTION**

A0-A12	- Address Inputs
$\overline{CE}$	- Chip Enable
V <sub>cc</sub>	<ul> <li>Ground</li> <li>Data In/Data Out</li> <li>Power (+5V)</li> </ul>
$\frac{WE}{OE}$	<ul> <li>Write Enable</li> <li>Output Enable</li> </ul>
$\frac{NC}{RST}$	– No Connect – Reset

## DESCRIPTION

The VS1243Y 64K NV SRAM with Phantom Clock is a fully static nonvolatile RAM (organized as 8192 words by 8 bits) with a built–in real time clock. The VS1243Y has a self–contained lithium energy source and control circuitry which constantly monitors  $V_{CC}$  for an out–of–tolerance condition. When such a condition occurs, the

lithium energy source is automatically switched on and write protection is unconditionally enabled to prevent corrupted data in both the memory and real time clock.

The Phantom Clock provides timekeeping information including hundredths of seconds, seconds, minutes, hours, day, date, month, and year information. The date at the end of the month is automatically adjusted for months with less than 31 days, including correction for leap years. The Phantom Clock operates in either 24–hour or 12–hour format with an AM/PM indicator.

#### RAM READ MODE

The VS1243Y executes a read cycle whenever  $\overline{WE}$  (Write Enable) is inactive (high) and  $\overline{CE}$  (Chip Enable) is active (low). The unique address specified by the 13 address inputs (A0–A12) defines which of the 8192 bytes of data is to be accessed. Valid data will be available to the eight data output drivers within t<sub>ACC</sub> (Access Time) after the last address input signal is stable, providing that  $\overline{CE}$  and  $\overline{OE}$  (Output Enable) access times and states are also satisfied. If  $\overline{OE}$  and  $\overline{CE}$  access times are not satisfied, then data access must be measured from the later occurring signal ( $\overline{CE}$ or  $\overline{OE}$ ) and the limiting parameter is either t<sub>CO</sub> for  $\overline{CE}$  or t<sub>OE</sub> for  $\overline{OE}$  rather than address access.

#### **RAM WRITE MODE**

The VS1243Y is in the write mode whenever the WE and CE signals are in the active (low) state after address inputs are stable. The latter occurring falling edge of  $\overline{CE}$  or  $\overline{WE}$  will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of  $\overline{CE}$  or  $\overline{WE}$  . All address inputs must be kept valid throughout the write cycle.  $\overline{WE}$  must return to the high state for a minimum recovery time (t<sub>WR</sub>) before another cycle can be initiated. The  $\overline{OE}$  control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output bus has been enabled ( $\overline{CE}$  and  $\overline{OE}$  active) then  $\overline{WE}$  will disable the

outputs in t<sub>ODW</sub> from its falling edge.

#### DATA RETENTION MODE

The VS1243Y provides full functional capability for  $V_{CC}$  greater than  $V_{TP}$  and write protects by 4.25 volts. Data is maintained in the absence of  $V_{CC}$  without any additional support circuitry. The nonvolatile static RAM constantly monitors  $V_{CC}$ . Should the supply voltage decay, the RAM automatically write protects itself. All inputs to the RAM become "don't care" and all outputs are high impedance. As  $V_{CC}$ falls below approximately 3.0 volts, the power switching circuit connects the lithium energy source to RAM to retain data. During power–up, when  $V_{CC}$  rises above approximately 3.0 volts, the power switching circuit connects external  $V_{CC}$  to the RAM and disconnects the lithium energy source. Normal RAM operation can resume after  $V_{CC}$  exceeds 4.5 volts.

#### **FRESHNESS SEAL**

Each VS1243Y is shipped with its lithium energy source disconnected, insuring full energy capacity. When  $V_{CC}$  is first applied at a level greater than  $V_{TP}$ , the lithium energy source is enabled for battery backup operation.

#### PHANTOM CLOCK OPERATION

Communication with the Phantom Clock is established by pattern recognition on a serial bit stream of 64 bits which must be matched by executing 64 consecutive write cycles containing the proper data on DQ0. All accesses which occur prior to recognition of the 64–bit pattern are directed to memory.

After recognition is established, the next 64 read or write cycles either extract or update data in the Phantom Clock, and memory access is inhibited.

Data transfer to and from the timekeeping function is accomplished with a serial bit stream under control of Chip Enable ( $\overline{CE}$ ), Output Enable ( $\overline{OE}$ ), and Write Enable

(*WE*). Initially, a read cycle to any memory location using the *CE* and *OE* control of the Phantom Clock starts the pattern recognition sequence by moving a pointer to the first bit of the 64–bit comparison register. Next, 64 consecutive write cycles are executed using the  $\overline{CE}$  and  $\overline{WE}$  control of the SmartWatch. These 64 write cycles are used only to gain access to the Phantom Clock. Therefore, any address to the memory in the socket is acceptable. However, the write cycles generated to gain access to the Phantom Clock are also writing data to a location in the mated RAM. The preferred way to manage this requirement is to set aside just one

address location in RAM as a Phantom Clock scratch pad. When the first write cycle is executed, it is compared to bit 0 of the 64–bit comparison register. If a match is found, the pointer increments to the next location of the comparison register and awaits the next write cycle. If a match is not found, the pointer does not advance and all subsequent write cycles are ignored. If a read cycle occurs at any time during pattern recognition, the present sequence is aborted and the comparison register pointer is reset. Pattern recognition continues for a total of 64 write cycles as described above until all the bits in the comparison register have been matched (this bit pattern is shown in Figure 1). With a correct match for 64 bits, the Phantom Clock is enabled and data transfer to or from the timekeeping registers can proceed. The next 64 cycles will cause the Phantom Clock to either receive or transmit data on DQ0,

depending on the level of the  $\overline{OE}$  pin or the  $\overline{WE}$  pin. Cycles to other locations

outside the memory block can be interleaved with  $\overline{CE}$  cycles without interrupting the pattern recognition sequence or data transfer sequence to the Phantom Clock.

## PHANTOM CLOCK

## **REGISTER INFORMATION**

The Phantom Clock information is contained in 8 registers of 8 bits, each of which is sequentially accessed 1 bit at a time after the 64–bit pattern recognition sequence has been completed. When updating the Phantom Clock registers, each register must be handled in groups of 8 bits. Writing and reading individual bits within a register could produce erroneous results. These read/write registers are defined in Figure 2.

Data contained in the Phantom Clock register is in binary coded decimal format (BCD). Reading and writing the registers is always accomplished by stepping through all 8 registers, starting with bit 0 of register 0 and ending with bit 7 of register 7.



# PHANTOM CLOCK REGISTER DEFINITION Figure 1

## NOTE:

The pattern recognition in Hex is C5, 3A, A3, 5C, C5, 3A, A3, 5C. The odds of this pattern being accidentally duplicated and causing inadvertent entry to the Phantom Clock is less than 1 in  $10^{19}$ . This pattern is sent to the Phantom Clock LSB to MSB.



## PHANTOM CLOCK REGISTER DEFINITION Figure 2

#### AM-PM/12/24 MODE

Bit 7 of the hours register is defined as the 12– or 24–hour mode select bit. When high, the 12–hour mode is selected. In the 12–hour mode, bit 5 is the AM/PM bit with logic high being PM. In the 24–hour mode, bit 5 is the second 10–hour bit (20–23 hours).

#### **OSCILLATOR AND RESET BITS**

Bits 4 and 5 of the day register are used to control the *RESET* and oscillator functions. Bit 4 controls the *RESET* (pin 1). When the *RESET* bit is set to logic 1, the *RESET* input pin is ignored. When the *RESET* bit is set to logic 0, a low input on the *RESET* pin will cause the Phantom Clock to abort data transfer without changing data in the watch registers. Bit 5 controls the oscillator. When set to logic 1, the oscillator is off. When set to logic 0, the oscillator turns on and the watch becomes operational. These bits are shipped from the factory set to a logic 1.

## **ZERO BITS**

Registers 1, 2, 3, 4, 5, and 6 contain one or more bits which will always read logic 0. When writing these locations, either a logic 1 or 0 is acceptable.

## **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin Relative to Ground	-0.3V to +7.0V
Operating Temperature	$0^{\circ}$ C to $70^{\circ}$ C
Storage Temperature	$-40^{\circ}$ C to $+70^{\circ}$ C
Soldering Temperature	260°C for 10 seconds (See Note 13)

# **RECOMMENDED DC OPERATING CONDITIONS (0°C to 70°C)**

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Power Supply Voltage	Vcc	4.5	5.0	5.5	V	
Input Logic 1	VIII	2.2		V <sub>CC</sub> +0.3	V	
Input Logic 0	VIL	-0.3		0.8	V	

## **DC ELECTRICAL CHARACTERISTICS**

(0°C to 70°C;  $V_{CC}$  = 5V ± 10%)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	I <sub>IL</sub>	-1.0		+1.0	μA	12
I/O Leakage Current	I <sub>IO</sub>	-1.0		$^{+1.0}$	μA	
$\overline{CE} \ge V_{III} \le V_{CC}$						
Output Current @ 2.4V	lon	-1.0			mA	
Output Current @ 0.4V	I <sub>OL</sub>	2.0			mA	
Standby Current CE = 2.2	lccsi		5.0	10	mA	
Standby Current $\overline{CE} = V_{CC} - 0.5V$	lccs2		3.0	5.0	mA	
Operating Current t <sub>CYC</sub> = 200ns	Iccu			85	mA	
Write Protection Voltage	V <sub>IP</sub>	4.25		4.5	- V -	

## **DC TEST CONDITIONS**

Outputs are open; all voltages are referenced to ground.

## CAPACITANCE

 $(tA = 25^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	CIN		5	10	pF	
Input/Output Capacitance	Cto		5	10	pF	

# MEMORY AC ELECTRICAL

## CHARACTERISTICS

# (0°C to 70°C; $V_{CC}$ = 5.0V ±10%)

		VS1243	Y-120	VS1243Y-150		VS1243Y-20		)	
PARAMETER	SYMBOL	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Read Cycle Time	IRC	120		150	1	200		ns	0.000
Access Time	LACC		120		150		200	ns	
OE to Output Valid	loe		60		70		100	ns	
CE to Output Valid	lco		120		150		200	ns	
OE or CE to Output Active	1 <sub>COE</sub>	5		5		5		ns	5
Output High Z from Deselection	top		40	a a	70		100	ns	5
Output Hold from Address Change	loll	5		5		5		ns	
Write Cycle Time	twe	120		150		200		ns	1
Write Pulse Width	IWP	90		100		150		ns	3
Address Setup Time	taw	0		0		0		ns	
Write Recovery Time	t <sub>wR</sub>	20		20		20		ns	
$\frac{Output High Z from}{\overline{WE}}$	topw		40		70		80	ns	5
Output Active from	LOEW	5		5		5		ns	5
Data Setup Time	lps	50	ē	60		80		ns	4
Data Hold Time from we	t <sub>DH</sub>	20		20		20		ns	4

# AC TEST CONDITIONS

Output Load: Input Pulse Levels: 50 pF + 1TTL Gate 0-3V

Timing Measurement Reference Levels

Input:	1.5V
Output:	1.5V
Input Pulse Rise and Fall Times:	5 ns

## PHANTOM CLOCK AC ELECTRICAL

# CHARACTERISTICS

(0°C to 70°C;  $V_{CC}$  = 4.5 to 5.5V)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Read Cycle Time	tac	120			ns	
CE Access Time	tco			100	ns	
OE Access Time	toe			100	ns	
CE to Output Low Z	tcore	10			ns	
OE to Output Low Z	TOFF	10			ns	
CE to Output High Z	top			40	ns	5
OE to Output High Z	topo			40	ns	5
Read Recovery	t <sub>RR</sub>	20			ns	
Write Cycle Time	twc	120			ns	
Write Pulse Width	twp	100			ns	
Write Recovery	twe	20			ns	10
Data Setup Time	t <sub>DS</sub>	40			ns	11
Data Hold Time	t <sub>DH</sub>	10			ns	11
CE Pulse Width	t <sub>CW</sub>	100			ns	
RESET Pulse Width	t <sub>RST</sub>	200			ns	
CE High to Power-Fail	tpp			0	ns	

## **POWER-DOWN/POWER-UP TIMING**

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
CE at VIII before Power-Down	tpp	0			μs	
V <sub>CC</sub> Slew from 4.5V to 0V (CE at VIH)	ty	300			μs	
V <sub>CC</sub> Slew from 0V to 4.5V (CE at V <sub>IH</sub> )	t <sub>R</sub>	0			μs	
CE at VIII after Power-Up	1REC			2	ms	

 $(t_A = 25^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Expected Data Retention Time	tDR	10			years	9

#### WARNING:

Under no circumstances are negative undershoots, of any amplitude, allowed when device is in battery backup mode.

# **MEMORY READ CYCLE (NOTE 1)**



MEMORY WRITE CYCLE 1 (NOTES 2, 6, AND 7)



# **MEMORY WRITE CYCLE 2 (NOTES 2 AND 8)**



# **RESET FOR PHANTOM CLOCK**



# **READ CYCLE TO PHANTOM CLOCK**



#### WRITE CYCLE TO PHANTOM CLOCK



#### **POWER-DOWN/POWER-UP CONDITION**



## NOTES:

- 1.  $\overline{WE}$  is high for a read cycle.
- 2.  $\overline{OE} = V_{IH}$  or  $V_{IL}$ . If  $\overline{OE} = V_{IH}$  during write cycle, the output buffers remain in a high impedance state.
- 3.  $t_{WP}$  is specified as the logical AND of  $\overline{CE}$  and  $\overline{WE}$  .  $t_{WP}$  is measured from the latter of  $\overline{CE}$  or  $\overline{WE}$  going low to the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.
- 4.  $t_{DH}$ ,  $t_{DS}$  are measured from the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.

- 5. These parameters are sampled with a 50 pF load and are not 100% tested.
- 6. If the  $\overline{CE}$  low transition occurs simultaneously with or later than the WE low transition in Write Cycle 1, the output buffers remain in a high impedance state during this period.
- 7. If the *CE* high transition occurs prior to or simultaneously with the *WE* high transition, the output buffers remain in a high impedance state during this period.
- 8. If WE is low or the WE low transition occurs prior to or simultaneously with the

*CE* low transition, the output buffers remain in a high impedance state during this period.

- 9. The expected  $t_{DR}$  is defined as cumulative time in the absence of  $V_{CC}$  with the clock oscillator running.
- 10.  $t_{WR}$  is a function of the latter occurring edge of WE or  $\overline{CE}$ .
- 11.  $t_{DH}$  and  $t_{DS}$  are a function of the first occurring edge of WE or CE.
- 12. RST (Pin1) has an internal pull-up resistor.
- 13. Real–Time Clock Modules can be successfully processed through conventional wave–soldering techniques as long as temperature exposure to the lithium energy source contained within does not exceed +85°C. Post-solder cleaning with water washing techniques is acceptable, provided that ultrasonic vibration is not used.

# VS1243Y 28–PIN EXTENDED BOTTOM

# 720-MIL BODY WIDTH (DIMENSION B)





PKG	28-	PIN
DIM	MIN	MAX
A IN.	1.520	1.540
MM	38.61	39.12
B IN.	0.695	0.720
MM	17.65	1.29
C IN.	0.395	0.415
MM	10.03	10.54
D IN.	0.100	0.130
MM	2.54	3.30
E IN.	0.017	0.030
MM	0.43	0.76
F IN.	0.120	0.160
MM	3.05	4.06
G IN.	0.090	0.110
MM	2.29	2.79
H IN.	0.590	0.630
MM	14.99	16.00
J IN.	0.008	0.012
MM	0.20	0.30
K IN.	0.015	0.021
MM	0.38	0.53

