#### VS1248


# **V<sup>+</sup>OSSEL**

1024k NV SRAM with Phantom Clock

# FEATURES

- Real-time clock (RTC) keeps track of hundredths of seconds, minutes, hours, days, date of the month, months, and years
- 128k x 8 NV SRAM directly replaces volatile static RAM or EEPROM
- Embedded lithium energy cell maintains calendar operation and retains RAM data
- Watch function is transparent to RAM operation
- Month and year determine the number of days in each month; valid up to 2100
- Full 10% operating range
- Operating temperature range: 0°C to +70°C
- Over 10 years of data retention in the absence of power
- Lithium energy source is electrically disconnected to retain freshness until power is applied for the first time
- DIP Module only
- Standard 32-pin JEDEC pinout
- PowerCap<sup>®</sup> Module Board only \_Surface mountable package for direct connection to PowerCap containing battery and crystal Replaceable battery (PowerCap)


## **ORDERING INFORMATION**




# PIN ASSIGNMENT

RST 1	32	Vcc
A16 2	31 🛙	A15
A14 3	30 🛙	NC
A12 4	29	WE
A12 4 A7 5 A6 6	28	A13
	27 🗖	A8
A5 7	26	A9
A4 8	25 🛙	A11
A3 🛛 9	24	OE
A2 10	23	A10
A1 11	22	CE
A0 12	21	DQ7
DQ0 13	20	DQ6
DQ1 14	19	DQ5
DQ2 15	18	DQ4
GND 16	17	DQ3

32-Pin Encapsulated Package 740mil Flush



34-Pin PowerCap Module Board



#### **PIN DESCRIPTION**

A <sub>0</sub> -A <sub>16</sub>	- Address Inputs	DQ <sub>0</sub> -DQ <sub>7</sub>	- Data In/Data Out
$\overline{CE}$	- Chip Enable	NC X1, X2	- No Connection - Crystal Connection
$\overline{OE}$	- Output Enable	$V_{BAT}$ $\overline{RST}$	<ul> <li>Battery Connection</li> <li>Reset</li> </ul>
WE	- Write Enable		
V <sub>CC</sub> GND	- Power Supply Input - Ground		

#### DESCRIPTION

The VS1248 1024k NV SRAM with Phantom Clock is a fully static nonvolatile RAM (organized as 128k words by 8 bits) with a built-in real-time clock. The VS1248 has a self-contained lithium energy source and control circuitry, which constantly monitors  $V_{CC}$  for an out-of-tolerance condition. When such a condition occurs, the lithium energy source is automatically switched on and writes protection is unconditionally enabled to prevent garbled data in both the memory and real-time clock.

## PACKAGES

The VS1248 is available in two packages: 32-pin DIP and 34-pin PowerCap module. The 32-pin DIP style module integrates the crystal, lithium energy source, and silicon in one package. The 34-pin PowerCap module board is designed with contacts for connection to a separate PowerCap that contains the crystal and battery. This design allows the PowerCap to be mounted on top of the VS1248P after completion of the surface mount process. Mounting the PowerCap after the surface mount process prevents damage to the crystal and battery because of the high temperatures required for solder reflow. The PowerCap is keyed to prevent reverse insertion.

## RAM READ MODE

The VS1248 executes a read cycle whenever  $\overline{WE}$  (write enable) is inactive (high) and  $\overline{CE}$  (chip enable) is active (low). The unique address specified by the 17 address inputs (A0–A16) defines which of the 128k bytes of data is to be accessed. Valid data will be available to the eight data-output drivers within  $t_{ACC}$  (access time) after the last address input signal is stable, providing that  $\overline{CE}$  and  $\overline{OE}$  (output enable) access times and states are also satisfied. If  $\overline{OE}$  and  $\overline{CE}$  access times are not satisfied, then data access must be measured from the later occurring signal ( $\overline{CE}$  or  $\overline{OE}$ ) and the limiting parameter is

either  $t_{CO}$  for  $\overline{\textit{CE}}$  or  $t_{OE}$  for OE, rather than address access.

#### **RAM WRITE MODE**

The VS1248 is in the write mode whenever the WE and CE signals are in the active (low) state after address inputs are stable. The latter occurring falling edge of  $\overline{CE}$  or  $\overline{WE}$  will determine the start of the write cycle. The write cycle is terminated by the earlier rising edge of  $\overline{CE}$  or  $\overline{WE}$ . All address inputs must be kept valid throughout the write cycle.  $\overline{WE}$  must return to the high state for a minimum recovery time (t<sub>WR</sub>) before another cycle can be initiated. The  $\overline{OE}$  control signal should be kept inactive (high) during write cycles to avoid bus contention. However, if the output bus has been enabled ( $\overline{CE}$  and  $\overline{OE}$  active) then  $\overline{WE}$  will disable the outputs in 10Dw from its falling edge.

#### DATA RETENTION MODE

The 5V device is fully accessible and data can be written or read only when  $V_{CC}$  is greater than  $V_{PF}$ . However, when  $V_{CC}$  is below the power-fail point,  $V_{PF}$  (point at which write protection occurs), the internal clock registers and SRAM are blocked from any access. When  $V_{CC}$  falls below the battery switch point, vso (battery supply level), device power is switched from the  $V_{CC}$  pin to the backup battery. RTC operation and SRAM data are maintained from the battery until  $V_{CC}$  is returned to nominal levels.

The 3.3V device is fully accessible and data can be written or read only when  $V_{CC}$  is greater than  $V_{PF}$ . When  $V_{CC}$  falls below  $V_{PF}$ , access to the device is inhibited. If  $V_{PF}$  is less than  $V_{BAT}$ , the device power is switched from  $V_{CC}$  to the backup supply ( $V_{BAT}$ ) when  $V_{CC}$  drops below  $V_{PF}$ . If  $V_{PF}$  is greater than  $V_{BAT}$ , the device power is switched from  $V_{CC}$  to the backup supply ( $V_{BAT}$ ) when  $V_{CC}$  drops below  $V_{BAT}$ . RTC operation and SRAM data are maintained from the battery until  $V_{CC}$  is returned to nominal levels. All control, data, and address signals must be powered down when  $V_{CC}$  is powered-down.

#### PHANTOM CLOCK OPERATION

Communication with the phantom clock is established by pattern recognition on a serial bit stream of 64 bits, which must be matched by executing 64 consecutive write cycles containing the proper data on DQ0. All accesses that occur prior to recognition of the 64-bit pattern are directed to memory.

After recognition is established, the next 64 read or write cycles either extract or update data in the phantom clock, and memory access is inhibited.

Data transfer to and from the timekeeping function is accomplished with a serial bit stream under control of chip enable, output enable, and write enable. Initially, a read cycle to any memory location using the  $\overline{CE}$  and OE control of the phantom clock starts the pattern recognition sequence by moving a pointer to the first bit of the 64-bit comparison register. Next, 64 consecutive write cycles are executed using the CE and WE control of the SmartWatch. These 64 write cycles are used only to gain access to the phantom clock. Therefore, any address to the memory in the socket is acceptable. However, the write cycles generated to gain access to the phantom clock are also writing data to a location in the mated RAM. The preferred way to manage this requirement is to set aside just one address location in RAM as a phantom clock scratch pad. When the first write cycle is executed, it is compared to bit 0 of the 64-bit comparison register. If a match is found, the pointer increments to the next location of the comparison register and awaits the next write cycle. If a match is not found, the pointer does not advance and all subsequent write cycles are ignored. If a read cycle occurs at any time during pattern recognition, the present sequence is aborted and the comparison register pointer is reset. Pattern recognition continues for a total of 64 write cycles as described above until all the bits in the comparison register have been matched (Figure 1). With a correct match for 64 bits, the phantom clock is enabled and data transfer to or from the timekeeping registers can proceed. The next 64 cycles will cause the phantom clock to either receive or transmit data on DQ0, depending on the level of the


 $\overline{OE}$  pin or the  $\overline{WE}$  pin. Cycles to other locations outside the memory block can be

interleaved with *CE* cycles without interrupting the pattern recognition sequence or data transfer sequence to the phantom clock.

#### PHANTOM CLOCK REGISTER INFORMATION


The phantom clock information is contained in eight registers of 8 bits, each of which is sequentially accessed 1 bit at a time after the 64-bit pattern recognition sequence has been completed. When updating the phantom clock registers, each register must be handled in groups of 8 bits. Writing and reading individual bits within a register could produce erroneous results. These read/write registers are defined in Figure 2.

Data contained in the phantom clock register is in binary-coded decimal format (BCD). Reading and writing the registers is always accomplished by stepping through all eight registers, starting with bit 0 of register 0 and ending with bit 7 of register 7.



#### PHANTOM CLOCK REGISTER DEFINITION Figure 1

**Note:** The pattern recognition in Hex is C5, 3A, A3, 5C, C5, 3A, A3, 5C. The odds of this pattern being accidentally duplicated and causing inadvertent entry to the phantom clock is less than 1 in  $10^{19}$ . This pattern is sent to the phantom clock LSB to MSB.



#### PHANTOM CLOCK REGISTER DEFINITION Figure 2

#### **AM/PM/12/24 MODE**

Bit 7 of the hours register is defined as the 12-hour or 24-hour mode-select bit. When high, the 12-hour mode is selected. In the 12-hour mode, bit 5 is the AM/PM bit with logic high being PM. In the 24-hour mode, bit 5 is the second 10-hour bit (20–23 hours).

#### **OSCILLATOR AND RESET BITS**

Bits 4 and 5 of the day register are used to control the *RESET* and oscillator functions. Bit 4 controls the  $\overline{RESET}$  (pin 1). When the  $\overline{RESET}$  bit is set to logic 1, the  $\overline{RESET}$  input pin is ignored. When the  $\overline{RESET}$  bit is set to logic 0, a low input on the  $\overline{RESET}$  pin will cause the phantom clock to abort data transfer without changing data in the watch registers. Bit 5 controls the oscillator. When set to logic 1, the oscillator is off. When set to logic 0, the oscillator turns on and the watch becomes operational. These bits are shipped from the factory set to a logic 1.

### **ZERO BITS**

Registers 1, 2, 3, 4, 5, and 6 contain one or more bits which will always read logic 0. When writing these locations, either a logic 1 or 0 is acceptable.

## **BATTERY LONGEVITY**

The VS1248 has a lithium power source that is designed to provide energy for clock activity and clock and RAM data retention when the  $V_{CC}$  supply is not present. The capability of this internal power supply is sufficient to power the VS1248 continuously for the life of the equipment in which it is installed. For specification purposes, the life expectancy is 10 years at +25°C with the internal clock oscillator running in the absence of  $V_{CC}$  power. Each VS1248 is shipped with its lithium energy source disconnected, guaranteeing full energy capacity. When  $V_{CC}$  is first applied at a level greater than  $V_{PF}$ , the lithium energy source is enabled for battery-backup operation. Actual life expectancy of the VS1248 will be much longer than 10 years since no lithium battery energy is consumed when  $V_{CC}$  is present.

## **CLOCK ACCURACY (DIP MODULE)**

The VS1248 is guaranteed to keep time accuracy to within  $\pm 1$  minute per month at  $\pm 25^{\circ}$ C. The clock is calibrated at the factory using special calibration nonvolatile tuning elements and does not require additional calibration. For this reason, methods of field clock calibration are not available and not necessary.

## **CLOCK ACCURACY (POWERCAP MODULE)**

The VS1248P individually tested for accuracy. Once mounted together, the module will typically keep time accuracy to within  $\pm 1.53$  minutes per month (35ppm) at  $\pm 25^{\circ}$ C.

#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage Range on Any Pin Relative to Ground Storage Temperature Range Soldering Temperature Range -0.3V to +6.0V -40°C to +85°C +260°C for 10 seconds (DIP) (Note 13) See IPC/JEDEC Standard J-STD-020A for Surface Mount Devices

#### **OPERATING RANGE**

RANGE	TEMP. RANGE (°C)	V <sub>CC</sub> (V)
Commercial	0 to +70	$3.3 \pm 10\%$ or $5 \pm 10\%$
Industrial	-40 to +85	$3.3 \pm 10\%$ or $5 \pm 10\%$

## **RECOMMENDED DC OPERATING CONDITIONS**

# Over the operating range

PAF	RAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
	$V_{CC}=5V\pm10\%$	v	2.2		$V_{CC} \pm 0.3 V$	v	11
Logic 1	$V_{CC}=3.3V\pm10\%$	VIH	2.0		$V_{CC} \pm 0.3 V$	1 V	11
	$V_{CC}=5V\pm10\%$	V	-0.3		0.8	v	11
Logic 0	$V_{CC} = 3.3 V \pm 10\%$	VIL	-0.3		0.6	v	11

## DC ELECTRICAL CHARACTERISTICS

# Over the operating range (5V)

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Input Leakage Current	I <sub>IL</sub>	-1.0		+1.0	μA	12
I/O Leakage Current	IIO	-1.0		+1.0	μΑ	
$\overline{CE} \ge V_{IH} \le V_{CC}$						
Output Current @ 2.4V	I <sub>OH</sub>	-1.0			mA	
Output Current @ 0.4V	I <sub>OL</sub>	2,0			mA	
Standby Current $\overline{CE} = 2.2V$	I <sub>CCS1</sub>		5	10	mA	
Standby Current	I <sub>CCS2</sub>		3.0	5.0	mA	
$\overline{CE} = V_{CC} - 0.5V$						
Operating Current texe = 70ns	Icc01			85	mA	
Write Protection Voltage	V <sub>PF</sub>	4.25	4.37	4.50	V	11
Battery Switchover Voltage	Vso		VBAT		V	11

# DC ELECTRICAL CHARACTERISTICS

# Over the operating range (3.3V)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Leakage Current	IIL	-1.0		+1.0	μΑ	12
I/O Leakage Current	IIO	-1.0		+1.0	μΑ	
$\overline{CE} \ge V_{IH} \le V_{CC}$						
Output Current @ 2.4V	IOH	-1.0			mA	
Output Current @ 0.4V	I <sub>OL</sub>	2,0			mA	
Standby Current $\overline{CE} = 2.2V$	I <sub>CCS1</sub>		5	7	mA	
Standby Current	I <sub>CCS2</sub>		2.0	3.0	mA	
$\overline{\text{CE}} = \text{V}_{\text{CC}} - 0.5 \text{V}$						
Operating Current t <sub>CYC</sub> = 70ns	I <sub>CC01</sub>			50	mA	
Write Protection Voltage	V <sub>PF</sub>	2.80	2.86	2.97	V	11
Battery Switchover Voltage	Vso		V <sub>BAT</sub> or V <sub>PF</sub>		V	11

#### CAPACITANCE

(TA= +25℃)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Input Capacitance	CIN		5	10	pF	
Input/Output Capacitance	CI/O		5	10	pF	

#### **MEMORY AC ELECTRICAL CHARACTERISTICS**

Over the operating range (5V)

DADANICTED	SYMBOL	VS1248	3-70	UNITS	NOTES	
PARAMETER	STMBOL	MIN	MAX	USIIS	NOTES	
Read Cycle Time	t <sub>RC</sub>	70		ns		
Access Time	twoo		70	ns		
OE to Output Valid	toe		35	ns		
CE to Output Valid	tco		70	ns		
OE or CE to Output Active	ICOE	5		ns	5	
Output High-Z from Deselection	top		25	ns	5	
Output Hold from Address Change	ton	5		ns		
Write Cycle Time	twc	70		ns		
Write Pulse Width	twp	50		ns	3	
Address Setup Time	t <sub>AW</sub>	0		ns		
Write Recovery Time	twic	0		ns		
Output High-Z from WE	toow		25	ns	5	
Output Active from WE	toew	5		ns	5	
Data Setup Time	t <sub>DS</sub>	30		ns	4	
Data Hold Time from WE	tDH	5		ns	4	

### PHANTOM CLOCK AC ELECTRICAL CHARACTERISTICS

Over the operating range (5V)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Read Cycle Time	t <sub>RC</sub>	65			ns	
CE Access Time	t <sub>co</sub>			55	ns	
OE Access Time	t <sub>OE</sub>			55	ns	
CE to Output Low-Z	t <sub>COE</sub>	5			ns	
OE to Output Low-Z	toEE	5			ns	
CE to Output High-Z	top			25	ns	5
OE to Output High-Z	topo			25	ns	5
Read Recovery	t <sub>RR</sub>	10			ns	
Write Cycle Time	twc	65			ns	
Write Pulse Width	t <sub>WP</sub>	55			ns	3
Write Recovery	twr	10			ns	10
Data Setup Time	t <sub>DS</sub>	30			ns	4
Data Hold Time	t <sub>DH</sub>	0			ns	4
CE Pulse Width	tew	60			ns	
RESET Pulse Width	t <sub>RST</sub>	65			ns	

#### **POWER-DOWN/POWER-UP TIMING**

				· · · ·	- \ /	
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
CE at VIH before Power-Down	t <sub>PD</sub>	0			μs	
V <sub>CC</sub> Slew from V <sub>PF(max)</sub> to	t <sub>F</sub>	300			μs	
VPF(min)(CE at VPF)						
V <sub>CC</sub> Slew from V <sub>PF(min)</sub> to V <sub>SO</sub>	t <sub>FB</sub>	10			μs	
V <sub>CC</sub> Slew from V <sub>PF(max)</sub> to	t <sub>R</sub>	0			μs	
V <sub>PF(min)</sub> (CE at V <sub>PF</sub> )						
CE at VIH after Power-Up	t <sub>REC</sub>	1.5		2.5	ms	

# Over the operating range (3.3V)

 $(T_A = +25^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Expected Data Retention Time	t <sub>DR</sub>	10			years	9

**Warning:** Under no circumstances are negative undershoots of any amplitude allowed when device is in battery-backup mode.

# MEMORY AC ELECTRICAL CHARACTERISTICS

DI DI LA DUTIN	manor	VS1248	-120	LIN COM	Norre
PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Read Cycle Time	tre	120		ns	
Access Time	LACC		120	ns	
OE to Output Valid	toe		60	ns	
CE to Output Valid	lco		120	ns	
OE or CE to Output Active	ICOE	5		ns	5
Output High-Z from Deselection	top		40	8	5
Output Hold from Address Change	ton	5		ns	
Write Cycle Time	bac	120		IIS .	
Write Pulse Width	twp	90		ns	3
Address Setup Time	LAW	-0		ns	
Write Recovery Time	1wg	20		IIS III	10
Output High-Z from WE	topw		40	ns	5
Output Active from WE	toew	5		ns	5
Data Setup Time	tps	50		ns	4
Data Hold Time from WE	1 <sub>DH</sub>	20		ns	4

# Over the operating range (3.3V)

# PHANTOM CLOCK AC ELECTRICALCHARACTERISTICS

Over the	operating	range	(3.3V)
			()

PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNITS	NOTES
Read Cycle Time	t <sub>RC</sub>	120			ns	
CE Access Time	t <sub>co</sub>			100	ns	
OE Access Time	t <sub>OE</sub>			100	ns	
CE to Output Low-Z	t <sub>COE</sub>	5			ns	
OE to Output Low-Z	toEE	5			ns	
CE to Output High-Z	t <sub>OD</sub>			40	ns	5
OE to Output High-Z	t <sub>oDo</sub>			40	ns	5
Read Recovery	t <sub>RR</sub>	20			ns	
Write Cycle Time	twc	120			ns	
Write Pulse Width	twp	100			ns	3
Write Recovery	t <sub>WR</sub>	20			ns	10
Data Setup Time	t <sub>DS</sub>	45			ns	4
Data Hold Time	t <sub>DH</sub>	0			ns	4
CE Pulse Width	t <sub>CW</sub>	105			ns	
RESET Pulse Width	t <sub>RST</sub>	120			ns	

#### **POWER-DOWN/POWER-UP TIMING**


# Over the operating range (3.3V)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
CE at VIH before Power-Down	t <sub>PD</sub>	0			μs	
V <sub>CC</sub> Slew from V <sub>PF(MAX)</sub> to	t <sub>F</sub>	300			μs	
V <sub>PF(MIN)</sub> (CE at V <sub>IH</sub> )						
V <sub>CC</sub> Slew from V <sub>PF(MAX)</sub> to	t <sub>R</sub>	0			μs	
V <sub>PF(MIN)</sub> (CE at V <sub>IH</sub> )						
CE at VIH after Power-Up	t <sub>REC</sub>	1.5		2.5	ms	


# $(T_A = +25^{\circ}C)$


						,
PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Expected Data Retention Time	t <sub>DR</sub>	10			years	9

# MEMORY READ CYCLE (Note 1)




MEMORY WRITE CYCLE 1 (Notes 2, 6, and 7)






# MEMORY WRITE CYCLE 2 (Notes 2 and 8)


## **RESET FOR PHANTOM CLOCK**




## **READ CYCLE TO PHANTOM CLOCK**




## WRITE CYCLE TO PHANTOM CLOCK



**POWER-DOWN/POWER-UP CONDITION (5V)** 





#### **POWER-DOWN/POWER-UP CONDITION** (3.3V)

#### **AC TEST CONDITIONS**

Output Load:50pF + 1TTL GateInput Pulse Levels:0V to 3V

Timing Measurement Reference Levels Input: 1.5V Output: 1.5V Input Pulse Rise and Fall Times: 5ns

#### NOTES:

- 1) WE is high for a read cycle.
- 2)  $OE = V_{IH}$  or  $V_{IL}$ . If  $\overline{CE} = V_{IH}$  during write cycle, the output buffers remain in a high impedance state.
- 3)  $t_{WP}$  is specified as the logical AND of CE and WE.  $t_{WP}$  is measured from the latter of

 $\overline{CE}$  or  $\overline{WE}$  going low to the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.

- 4)  $t_{DH}$ ,  $t_{DS}$  are measured from the earlier of  $\overline{CE}$  or  $\overline{WE}$  going high.
- 5) These parameters are sampled with a 50pF load and are not 100% tested.
- 6) If the  $\overline{CE}$  low transition occurs simultaneously with or later than the  $\overline{WE}$  low transition in Write Cycle 1, the output buffers remain in a high impedance state during this period.
- 7) If the *CE* high transition occurs prior to or simultaneously with the *WE* high transition, the output buffers remain in a high impedance state during this period.
- 8) If  $\overline{WE}$  is low or the  $\overline{WE}$  low transition occurs prior to or simultaneously with the CE

low transition, the output buffers remain in a high impedance state during this period.


- 9) The expected  $t_{DR}$  is defined as cumulative time in the absence of  $V_{CC}$  with the clock oscillator running.
- 10)  $t_{WR}$  is a function of the latter occurring edge of WE or CE.
- 11) Voltages are referenced to ground.
- 12)  $\overline{RST}$  (Pin 1) has an internal pullup resistor.
- 13) Real-time clock modules can be successfully processed through conventional wave-soldering techniques as long as temperature exposure to the lithium energy source contained within does not exceed +85°C. Post-solder cleaning with water-washing techniques is acceptable, provided that ultrasonic vibration is not used.


In addition, for the PowerCap:


- 1) recommends that PowerCap Module bases experience one pass through solder reflow oriented with the label side up ("live-bug").
- 2) Hand soldering and touch-up: Do not touch or apply the soldering iron to leads for more than three seconds.

\_ To solder, apply flux to the pad, heat the lead frame pad, and apply solder. To remove the part, apply flux, heat the lead frame pad until the solder reflows, and use a solder wick to remove solder.

## VS1248 4096k NV SRAM WITH PHANTOM CLOCK







KG	32-PIN		
DIM	MIN	MAX	
A IN.	1.680	1.740	
MM	42.67	44.20	
B IN.	0.715	0.740	
MM	18.16	18.80	
CIN.	0.335	0.365	
MM	8.51	9.27	
D IN.	0.075	0.105	
MM	1.91	2.67	
E IN.	0.015	0.030	
MM	0.38	0.76	
FIN.	0.140	0.180	
MM	3.56	4.57	
G IN.	0.090	0.110	
MM	2.29	2.79	
H IN.	0.590	0.630	
MM	14.99	16.00	
JIN.	0.010	0.018	
MM	0.25	0.46	
K IN.	0.015	0.025	
MM	0.38	0.64	

# **RECOMMENDED POWERCAP MODULE LAND PATTERN**

PKG	INCHES				
DIM	MIN	NOM	MAX		
Α	-	1.050	-		
В	-	0.826	-		
С	-	0.050	-		
D	-	0.030	-		
E	-	0.112	-		

