


#### **VS1644**

## Nonvolatile Timekeeping RAM


### **FEATURES**

- Integrated NV SRAM, real time clock, crystal, power-fail control circuit and lithium energy source
- Clock registers are accessed identically to the static RAM. These registers are resident in the eight top RAM locations.
- Totally nonvolatile with over 10 years of operation in the absence of power
- BCD coded year, month, date, day, hours, minutes, and seconds with leap year compensation valid up to 2100
- ullet Power-fail write protection allows for  $\pm 10\%$  V<sub>CC</sub> power supply tolerance
- VS1644 only (DIP Module)
  - \_Upward compatible with the VS1643 Timekeeping RAM to achieve higher RAM density
  - \_Standard JEDEC bytewide 32k x 8 static RAM pinout
- VS1644P only (PowerCap Module Board)
  - \_Surface mountable package for direct connection to PowerCap containing battery and crystal
  - Replaceable battery (PowerCap)
  - Power-fail output

#### PIN ASSIGNMENT



28-Pin Encapsulated Package (720-mil Extended)



34-Pin PowerCap Module Board

#### PIN DESCRIPTION

OE

#### ORDERING INFORMATION

A0-A14 - Address Input VS1644 28-pin DIP module

- Chip Enable VS1644P 34-pin PowerCap Module

Board

- Output Enable

WE - Write Enable

 $V_{CC}$  -+5V GND - Ground

DQ0-DQ7 - Data Input/Output NC - No Connection

*PFO* - Power-fail Output

(VS1644P only)

X1, X2 - Crystal Connection  $V_{BAT}$  - Battery Connection

### **DESCRIPTION**

The VS1644 is a 32k x 8 nonvolatile static RAM with a full function real time clock, which are both accessible in a byte-wide format. The nonvolatile timekeeping RAM is function equivalent to any JEDEC standard 32k x 8 SRAM. The device can also be easily substituted for ROM, EPROM and EEPROM, providing read/write nonvolatility and the addition of the real time clock function. The real time clock information resides in the eight uppermost RAM locations. The RTC registers contain year, month, date, day, hours, minutes, and seconds data in 24-hour BCD format. Corrections for the day of the month and leap year are made automatically. The RTC clock registers are double-buffered to avoid access of incorrect data that can occur during clock update cycles. The double-buffered system also prevents time loss as the timekeeping countdown continues unabated by access to time register data. The VS1644 also contains its own power-fail circuitry, which deselects the device when the  $V_{\rm CC}$  supply is in an out-of-tolerance condition. This feature prevents loss of data from unpredictable system operation brought on by low  $V_{\rm CC}$  as errant access and update cycles are avoided.

#### **PACKAGES**


The VS1644 is available in two packages (28-pin DIP and 34-pin PowerCap module). The 28-pin DIP style module integrates the crystal, lithium energy source, and silicon all in one package. The 34-pin PowerCap Module Board is designed with contacts for connection to a separate PowerCap that contains the crystal and battery. This design allows the PowerCap to be mounted on top of the VS1644P after the completion of

the surface-mount process. Mounting the PowerCap after the surface mount process prevents damage to the crystal and battery due to the high temperatures required for solder reflow. The PowerCap is keyed to prevent reverse insertion. The PowerCap Module Board and PowerCap are ordered separately and shipped in separate containers.

#### **CLOCK OPERATIONS - READING THE CLOCK**

While the double-buffered register structure reduces the chance of reading incorrect data, internal updates to the VS1644 clock registers should be halted before clock data is read to prevent reading of data in transition. However, halting the internal clock register updating process does not affect clock accuracy. Updating is halted when a 1 is written into the read bit, the 7th most significant bit in the control register. As long as a 1 remains in that position, updating is halted. After a halt is issued, the registers reflect the count, that is day, date, and time that was present at the moment the halt command was issued. However, the internal clock registers of the double-buffered system continue to update so that the clock accuracy is not affected by the access of data. All of the VS1644 registers are updated simultaneously after the clock status is reset. Updating is within a second after the read bit is written to 0.

## VS1644 BLOCK DIAGRAM Figure 1



### VS1644 TRUTH TABLE Table 1

Vcc	CE	ŌE	WE	MODE	DQ	POWER
	VIH	X	X	DESELECT	HIGH-Z	STANDBY
	X	X	X	DESELECT	HIGH-Z	STANDBY
5V ± 10%	$V_{IL}$	X	$V_{\rm IL}$	WRITE	DATA IN	ACTIVE
	V <sub>II</sub> .	$V_{IL}$	$V_{IH}$	READ	DATA OUT	ACTIVE
	V <sub>IL</sub>	$V_{IH}$	$V_{IH}$	READ	HIGH-Z	ACTIVE
<4.5V >V <sub>BAT</sub>	X	X	X	DESELECT	HIGH-Z	CMOS STANDBY
<v<sub>BAT</v<sub>	X	X	X	DESELECT	HIGH-Z	DATA RETENTION
						MODE

#### SETTING THE CLOCK

The MSB Bit, (B7) of the control register is the write bit. Setting the write bit to a 1, like the read bit, halts updates to the VS1644 registers. The user can then load them with the correct day, date and time data in 24-hour BCD format. Resetting the write bit to a 0 then transfers those values to the actual clock counters and allows normal operation to resume.

### STOPPING AND STARTING THE CLOCK OSCILLATOR

The clock oscillator may be stopped at any time. To increase the shelf life, the oscillator can be turned off to minimize current drain from the battery. The  $\overline{OSC}$  bit is the MSB for the seconds registers. Setting it to a 1 stops the oscillator.

#### FREQUENCY TEST BIT

Bit 6 of the day byte is the frequency test bit. When the frequency test bit is set to logic 1 and the oscillator is running, the LSB of the seconds register will toggle at 512 Hz. When the seconds register is being read, the DQ0 line will toggle at the 512 Hz frequency as long as conditions for access remain valid (i.e.,  $\overline{CE}$  low,  $\overline{OE}$  low, and address for seconds register remain valid and stable).

# **CLOCK ACCURACY (DIP MODULE)**

The VS1644 is guaranteed to keep time accuracy to within  $\pm 1$  minute per month at 25C. The RTC is calibrated at the factory using nonvolatile tuning elements, and does not require additional calibration. For this reason, methods of field clock calibration are not available and not necessary. Clock accuracy is also effected by the electrical environment and caution should be taken to place the RTC in the lowest level EMI section of the PCB layout. For additional information please see application note 58.

# **CLOCK ACCURACY (POWERCAP MODULE)**

The VS1644 and POWERCAP are each individually tested for accuracy. Once mounted together, the module will typically keep time accuracy to within  $\pm 1.53$  minutes per month (35 ppm) at 25°C. Clock accuracy is also effected by the electrical environment and caution should be taken to place the RTC in the lowest level EMI section of the PCB layout. For additional information please see application note 58.

#### VS1644 REGISTER MAP - BANK1 Table 2

ADDDESC	DATA		0.55	050	)		FUNCTION			
ADDRESS	B <sub>7</sub>	B <sub>6</sub>	Bs	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	Bu	FUNCTION	
7FFF	+	*-	40	4	-				YEAR	00-99
7FFE	X	X	X	14.			-:+::-	7.40	MONTH	01-12
7FFD	X	X		+		-		2+22	DATE	01-31
7FFC	X	FT	X	X	X				DAY	01-07
7FFB	X	X		-	-		+	+	HOUR	00-23
7FFA	X	4.1	45	4	-	-			MINUTES	00-59
7FF9	OSC	**	10	*	7.5	. •	್ಷ		SECONDS	00-59
7FF8	W	R	X	X	X	X	X	X	CONTROL	A
OSC = STO	P BIT		1.71	R =	READI	BIT	FT =	FREQU	UENCY TEST	7.7.7.

- WRITE BIT

X - UNUSED

#### NOTE:

All indicated "X" bits are not dedicated to any particular function and can be used as normal RAM bits.

#### RETRIEVING DATA FROM RAM OR CLOCK

The VS1644 is in the read mode whenever WE (write enable) is high, and CE (chip enable) is low. The device architecture allows ripple-through access to any of the address locations in the NV SRAM. Valid data will be available at the DQ pins within tAA after the last address input is stable, providing that the  $\overline{CE}$  and  $\overline{OE}$  access times and states are satisfied. If  $\overline{CE}$ or OE access times are not met, valid data will be available at the latter of chip enable access (t<sub>CEA</sub>) or at output enable access time (t<sub>OEA</sub>). The state of the data input/output pins (DQ) is controlled by CE and OE. If the outputs are activated before  $t_{AA}$ , the data lines are driven to an intermediate state until  $t_{AA}$ . If the address inputs are changed while CE and OE remain valid, output data will remain valid for output data hold time (t<sub>OH</sub>) but will then go indeterminate until the next address access.

#### WRITING DATA TO RAM OR CLOCK

The VS1644 is in the write mode whenever  $\overline{WE}$  and  $\overline{CE}$  are in their active state. The start of a write is referenced to the latter occurring high to low transition of WE or CE. The addresses must be held valid throughout the cycle. CE or WE must return inactive for a minimum of  $t_{WR}$  prior to the initiation of another read or write cycle. Data in must be valid  $t_{DS}$  prior to the end of write and remain valid for  $t_{DH}$  afterward. In a typical application, the  $\overline{OE}$  signal will be high during a write cycle. However,  $\overline{OE}$  can be active provided that care is taken with the data bus to avoid bus contention. If  $\overline{OE}$  is low prior to  $\overline{WE}$  transitioning low the data bus can become active with read data defined by the address inputs. A low transition on  $\overline{WE}$  will then disable the outputs  $t_{WEZ}$  after  $\overline{WE}$  goes active.

#### **DATA RETENTION MODE**

When  $V_{CC}$  is within nominal limits ( $V_{CC} > 4.5$  volts) the VS1644 can be accessed as described above with read or write cycles. However, when  $V_{CC}$  is below the power-fail point  $V_{PF}$  (point at which write protection occurs) the internal clock registers and RAM are blocked from access.

This is accomplished internally by inhibiting access via the CE signal. At this time the power-fail output signal ( PFO ) will be driven active low and will remain active until  $V_{CC}$  returns to nominal levels. When  $V_{CC}$  falls below the level of the internal battery supply, power input is switched from the  $V_{CC}$  pin to the internal battery and clock activity, RAM, and clock data are maintained from the battery until  $V_{CC}$  is returned to nominal level.

#### **ABSOLUTE MAXIMUM RATINGS\***

Voltage on Any Pin Relative to Ground -0.3V to +7.0VStorage Temperature  $-40^{\circ}C$  to  $+85^{\circ}C$ 

Soldering Temperature 260°C for 10 seconds (DIP Package) (See Note 7)

See IPC/JEDEC Standard J-STD-020A for

**Surface Mount Devices** 

\*This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods of time may affect reliability.

### **OPERATING RANGE**

l	Range	Temperature	V <sub>CC</sub>
	Commercial	0°C to +70°C	5V ± 10%

# RECOMMENDED DC OPERATING CONDITIONS

(Over the Operating Range)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5		5.5	V	1
Logic 1 Voltage All Inputs	$V_{IH}$	2.2		V <sub>CC</sub> +0.3	V	
Logic 0 Voltage All Inputs	V <sub>IL</sub>	-0.3		0.8	V	

# **DC ELECTRICAL CHARACTERISTICS** (Over the Operating Range)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Average V <sub>CC</sub> Power Supply Current	I <sub>CC1</sub>			75	mA	3
TTL Standby Current ( CE =VIH)	I <sub>CC2</sub>			6	mA	3
CMOS Standby Current ( CE = V <sub>CC</sub> - 0.2V)	I <sub>CC3</sub>			4.0	mA	3
Input Leakage Current (any input)	$I_{IL}$	-1		+1	μA	
Output Leakage Current	IoL	-1		+1	μA	
Output Logic 1 Voltage	V <sub>OH</sub>	2.4			V	
$(I_{OUT} = -1.0 \text{ mA})$						
Output Logic 0 Voltage	Vol			0.4	V	
$(I_{OUT} = +2.1 \text{ mA})$						
Write Protection Voltage	$V_{PF}$	4.0		4.5	V	

# AC ELECTRICAL CHARACTERISTICS (Over the Operating Range)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Read Cycle Time	t <sub>RC</sub>	120			ns	
Address Access Time	t <sub>AA</sub>			120	ns	
CE Access Time	t <sub>CEA</sub>			120	ns	
CE Data Off Time	t <sub>CEZ</sub>			40	ns	
Output Enable Access Time	toea			100	ns	
Output Enable Data Off Time	toez			40	ns	
Output Enable to DQ Low-Z	t <sub>OEL</sub>	5			ns	
CE to DQ Low-Z	t <sub>CEL</sub>	5			ns	
Output Hold from Address	† <sub>OH</sub>	5			ns	
Write Cycle Time	twc	120			ns	
Address Setup Time	t <sub>AS</sub>	0			ns	
CE Pulse Width	t <sub>CEW</sub>	100			ns	
Address Hold from End of Write	tahi	5			ns	5
	t <sub>AH2</sub>	30			ns	6
Write Pulse Width	twew	75			ns	
WE Data Off Time	twez			40	ns	
WE or CE Inactive Time	t <sub>WR</sub>	10			ns	
Data Setup Time	t <sub>DS</sub>	85			ns	
Data Hold Time High	t <sub>DH1</sub>	0			ns	5
	t <sub>DH2</sub>	15			ns	- 6

# **AC TEST CONDITIONS**

Input Levels: 0V to 3V Transition Times: 5 ns

**CAPACITANCE**  $(t_A = 25^{\circ}C)$ 

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
Capacitance on all pins (except DQ)	$C_{I}$			7	pF	
Capacitance on DQ pins	CDO			10	pF	


# **AC ELECTRICAL CHARACTERISTICS**

# (POWER-UP/DOWN TIMING)


(Over the Operating Range)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	NOTES
CE or WE at V <sub>IH</sub> before Power Down	tpD	0			μs	
V <sub>PF</sub> (Max) to V <sub>PF</sub> (Min) V <sub>CC</sub> Fall Time	t <sub>F</sub>	300			μs	
V <sub>PF</sub> (Min) to V <sub>SO</sub> V <sub>CC</sub> Fall Time	tFB	10			μs	
$V_{SO}$ to $V_{PF}$ (Min) $V_{CC}$ Rise Time	t <sub>RB</sub>	1			μs	
V <sub>PF</sub> (Min) to V <sub>PF</sub> (Max) V <sub>CC</sub> Rise Time	t <sub>R</sub>	0			μs	
Power-Up	t <sub>REC</sub>	15		35	ms	
Expected Data Retention Time	t <sub>DR</sub>	10			years	4
(Oscillator On)						


## **VS1644 READ CYCLE TIMING**



# **VS1644 WRITE CYCLE TIMING**



# **POWER-DOWN/POWER-UP TIMING**




#### **NOTES:**

- 1. All voltages are referenced to ground.
- 2. Typical values are at  $25^{\circ}$ C and nominal supplies.
- 3. Outputs are open.
- 4. Data retention time is at 25°C and is calculated from the date code on the device package. The date code XXYY is the year followed by the week of the year in which the device was manufactured. For example, 9225 would mean the 25<sup>th</sup> week of 1992.
- 5.  $t_{AH1}$ ,  $t_{DH1}$  are measured from  $\overline{WE}$  going high.
- 6.  $t_{AH2}$ ,  $t_{DH2}$  are measured from  $\overline{CE}$  going high.
- 7. Real-Time Clock Modules (DIP) can be successfully processed through conventional wave-soldering techniques as long as temperatures as long as temperature exposure to the lithium energy source contained within does not exceed +85°C. Post solder cleaning with water washing techniques is acceptable, provided that ultrasonic vibration is not used.


In addition, for the PowerCap version:

- a. recommends that PowerCap Module bases experience one pass through solder reflow oriented with the label side up ("live bug").
- b. Hand soldering and touch-up: Do not touch or apply the soldering iron to leads for more than 3 (three) seconds. To solder, apply flux to the pad, heat the lead frame pad and apply solder. To remove the part, apply flux, heat the lead frame pad until the solder reflows and use a solder wick to remove solder.

## **OUTPUT LOAD**





## **VS1644 28-PIN PACKAGE**



PKG	28-PIN	
DIM	MIN	MAX
A IN.	1.470	1.490
MM	37.34	37.85
BIN.	0.715	0.740
MM	18.16	18.80
C IN.	0.335	0.365
MM	8.51	9.27
D IN.	0.075	0.105
MM	1.91	2.67
E IN.	0.015	0.030
MM	0.38	0.76
F IN.	0.140	0.180
MM	3.56	4.57
G IN.	0.090	0.110
MM	2.29	2.79
H IN.	0.590	0.630
MM	14.99	16.00
J IN.	0.010	0.018
MM	0.25	0.45
K IN.	0.015	0.025
MM	0.38	0.64

## **VS1644P**






PKG	INCHES		
DIM	MIN	NOM	MAX
A	0.920	0.925	0.930
В	0.980	0.985	0.990
C	i	-	0.080
D	0.052	0.055	0.058
E	0.048	0.050	0.052
F	0.015	0.020	0.025
G	0.025	0.027	0.030

## NOTE:

For the PowerCap version:


- a. recommends that PowerCap Module bases experience one pass through solder reflow oriented with the label side up ("live bug").
- b. Hand Soldering and touch up: Do not touch or apply the soldering iron to leads for more than 3 (three) seconds. To solder, apply flux to the pad, heat the lead frame pad and apply solder. To remove the part, apply flux, heat the lead frame pad until the solder reflows and use a solder wick to remove solder.

# **VS1644P WITH POWERCAP ATTACHED**



PKG	INCHES		
DIM	MIN	NOM	MAX
Α	0.920	0.925	0.930
В	0.955	0.960	0.965
С	0.240	0.245	0.250
D	0.052	0.055	0.058
E	0.048	0.050	0.052
F	0.015	0.020	0.025
G	0.020	0.025	0.030

# RECOMMENDED POWERCAP MODULE LAND PATTERN



PKG	INCHES	3	
DIM	MIN	NOM	MAX
Α		1.050	-
В	-	0.826	-
С	-	0.050	-
D	-	0.030	-
E	-	0.112	-